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F T  CE 
Apparatus for obtaining a square root of a number 
wherein two binary registers are selectively intercon- 
tnected by gates so that a numerical progression is sub- 
tracted from one register which contains a number the 
square root of which is desired. 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Govemment for 
governmental purpases without the payment of any roy- 
alty thereon or therefor. 
The necessity for determining the square root of num- 
bers is well known. Fbr many numbers the square root 
obtained from a table of square roots or from mathe- 
matical Goinputations is an approximation of the exact 
square root of the number. The closeness of the approxi- 
mation is determined by the use to which the square root 
is to be put. In many situations an approximation to the 
nearest integer is satisfactory; this invention is concerned 
with such an apgxoximation. That is, this invention pro- 
vides apparatus for approximating the square root of a 
number to the nearest integer. 
The prjor art has utilized various methods and appa- 
ratus for obtaining the square root of numbers. Analog 
methods, combinational logic matrix met,hods, and Newton 
approximation methods have been used. Howeuer, these 
gpproaches have not always been entirely satisfactory. In 
general, the methods are complicated and the apparatus 
for carrying out tbe methods are equally complicated. 
In addition, prior art apparatus urn additional compo- 
nents to obtain the square root of a sumber, thereby add- 
ing to the possiloility of computer system failure. Further, 
the addition of components increases the size and weight of 
the camputer; apd tbe addition of components adds to 
the power used by the computer. In many environments 
increased power consumtion, reduced reliability, added 
components, and added weight and size are undesirable; 
in o&er enxiroaments they are criticaldy undesirable. 5pe- 
cifically, w$en a computer is located on board a space- 
craft-or in other remote environments-these items bs- 
Gome critical to the operation of the craft. In fact, gen- 
erally speaking, any system that uses more thsn the mini- 
mum number of compoqents is less than the most de- 
sirable system for use on 9 spacecraft. Hencg, bfxause 
spacecraft compgtgrs musf obtab  the square root of num- 
bers to pexform certain pakulatioss, it i s  &sirable tp pro- 
vide a method and apppatus for taking the s ~ u a r s  mot 
of a number that uses less power and fewer components, 
is lighter and smaller, and is more reliable than prior art 
devices. 
It is an object of this invention to provide a new ap- 
paratus for computing the square root of a number. 
It is also an object of this inventton to provide a new 
and improved apparatus for obtaining the square root of 
a number to the nearest integer which does not require 
the use of a separate system for obtaining the square root. 
It is a still further object of this invention to provide 
a new and improved apparatus for obtaining the square 
rooot of a number that is simple and uncomplicated, small 
and lightweight and reliable. 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
60 
65 
70 
WhiIe the peculiar advantages of the apparatus of 'the 
invention as hereinafter ,described make the invention 
primarily suitable for use on a-spacecraft, the invention 
is more ,general. and is useful in determining the square 
root of numbers ,in earthbound dectronic systems as 
well. 
In accordance with a principle of the invention, the 
apparatus accomplishes the results by squentially sub- 
tracting ,a numerica1,progression of numbers .from a numd 
ber whose square root is desired; detecting when the re- 
sult s f  the sequential subtractions is one of .a set of pre- 
determined numbers (for example either zero or a nega- 
tive number); and counting the nun-iber of subtractions 
that have taken place when one of the set of predeter- 
mined numbers (for example zero or a negative number) 
is reached. The number of subtractions is equal to the 
square roat 03 the aumher to the newest integer. 
In accordance with a further principle of the inven- 
tion an exemplary apparatus Gomprises two binary count- 
ing means, a coupling means, and pulse inhibiting means. 
The first binary counting means counts in a forward di- 
rection and the secon% binary counting means counts in a 
backward direction. The stages of the forward counting 
means are selectively coupled to the stages of the hack- 
ward counting means through the cmpling means so that 
the nvmber in the forward counting means can ,be ssb- 
ItraoLed .from @-e .number in &e baokward cormrtkg mems 
in a pl;edetem-iined manner. Fjmlly, .the inhibit mnaaas is 
connected it0 the forsward and badkward c o d g  means, 
the coupling means, and a pulse source so that it passes 
pulses k o m  !&e puke smwe  to fhe brwaral oounting 
means until the Dumber in -the backward mmting mems 
becomes eiSher zero or a negatiwemmlmr. 
In opqratian, the number whose square root is desired 
is inserted into the backward counting m e m .  "he for- 
ward counting means is cleared and pulses are applied to 
both it and the coupling means. When the first pulse is ap- 
plied the forward counting means generates an output. The 
ioutpwt passes through Uhe coupling meam and cmuses a 
subtracti0n f m m  the backwapd counting means. The 
number subtracted is equal to the first number in the nu- 
merical progression determined by the method of the in- 
vention. When the second pulse is applied, the forward 
mun$ing means generates a second output. 'plnis second 
output passes tbrougk tbe coupling means ana causes a 
subtraction of the second number in the numerical pro- 
gression from the backwad mmter. This subtraction of 
the next number in the progression continues to occw fix 
each subsequent input pulse until the number in the back- 
ward counting means equals either zero or a negative 
number. When the zero or negative number condition 
occum t b  inhibit rneans pneuents the further application 
of pulses. And, in accordana with the metbod of the ia- 
vention, the number of pulses counted by the forward 
counting means is equal to the square root of the number 
originally in the backward counter to the nearest integer. 
It will be appreciated that the invention provides a 
simple apparatus for de-ining the square root of a 
number to the nearest integer. The method simply involves 
the subtraction of a numerical progression of numbers 
from the desired number and the counthg of the number 
of subtractions performed to obtain the square root of the 
number. The apparatus of the invention is simple and in- 
cludes two conventional binary counting means, one for- 
ward countiag and tb second backward counting, a 
coupling means and an inhibiting means. By placing d e  
number in the backward counting means, pulsing the hr- 
ward counting means and sequentially subtracting the 
putput of the forward counting means from the backward 
counting means until the backward counter reaches zero 
or a negative number, the square root of the number 
originally in the baekward counter is easily obtained. 
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Nz= C ( 2 K - 1 )  
The foregoing objects and many of the attendant ad- More generally, 
vantages of this invention will become more readily appre- 
appreciated as the same becomes better understood by 
N 
K = l  reference to the following detailed description when taken 
in conjunction with the accompanying drawings wherein : Because N2 can be described as a progression of num- 
FIG. 1 is a block diagram illustrating the general form ‘ ber,& N2+N can also be des&bed as a progression of 
of the invention; numbers. Specifically, 
FIG. 2 is a block diagram more specifically illustrating 
FIG. 3 is a block diagram illustrating a second embodi- 
For ease of illustration, in the following description N 
one embodiment of the invention; and Nz+N=2+4+6+ . . . + 2N 
Or, more generally, 
ment of the invention. N 
N2+N= x 2 K  
represents the square root of the number M where both K = l  
M and N are integers. 
proximately equals the square root of M provided that M 
satisfies the following relation 
1 1 
d%-s<N 5 dZ+ 5 
To compute the square root of M it is necessary to s u e  In accordance with the Of the invention ap- 15 cessively subtract the terms of the series of NZ+N from 
M. For each integer N he result is R=M-(Nz+N) .  
long as R is positive N + N  is less than M and that N is 
not the desired answer. However, after a sufficient number 
of N’s have been subtracted from M some N causes R to 
20 be either zero or a negative number. It is this N that is 
equal to the &f to the nearest integer. 
Hence, in accordance with the invention, the square 
root of a number to the nearest integer can be obtained by 
performing the following steps on that number: 
( 1 )  sequentially subtracting a progression of numbers 
from the number whose square root is desired; 
(2) detecting when one of the sequential subtractions 
Causes the remainder to equal either zero or a negative 
( 3 )  counting the number of subtractions that have oc- 
curred when the remainder is zero or a negative number. 
The number of subtractions is equal to N and, hence, 
is equal to the square root of the number M to the nearest 
FIGS. 1, 2 and 3 illustrate embodiments of the appa- 
ratus of the invention that will perform the foregoing 
steps. lor of discussion, all illustrated embodiments 
of the invention include a four-stage forward counter and 
40 a nine-stage backward counter. However, the four and 
nine stages are only by way of example and it is to  be 
understood that any number of stages can be used depend- 
ing upon the size of the numbers whose square roots are 
desired. 
FIG. 1 comprises a forward binary counter designated ‘’ as A with its four stages designated as 1A-1, 1A-2, 1A-3, 
and 1A-4; and a backward binary cou 
with its nine stages designated as 
These inequalities may be rewritten separately as: 
1 N S f l 4 - 2  
25 
The integer N that satisfies both of these equations may 
be determined by successively testing positive integers 
(starting at zero) Until the correct integer is determined. 3o number; and 
In other words, for a specific M, integers can be substi- 
tuted for N Until the foregoing inequalities are satisfied. 
That integer will be the square root of M to the nearest 
integer. 
vention’s theory, by working from zero towards succes- 
sively 1Wer integers it is Only necessary to Satisfy the 
second inequality Set forth above. That is, if an N is found 
that satisfies 
Further, in accordance with another aspect of the in- 35 integer. 
1 
N>1Til?-3 
as the value of the integers being tested increases 
then that integer necessarily satisfies the inequality 
1 
N I r n S Z  
Hence, in accordance with this aspect of the invention’s 
used. 
d% m e  second inequality, Which Can alS0 be Written 
Only the second above is 1B-4, 18-5, 1B-6, 1B-7, 1B-8 and PB 
the counters, the apparatus illustrated in FIG. 1 includes 
, and a coupling circuit comprising 
four two-input AND gates designated as A- 
and A 4  
Each stage of the counter is a binary stage having a 
In taking the square root, one starts with M rather than 50 an inhibit cirouit 
55 true and a complementary output designated as X and w 
respectively. As is well known in the art, when one output 
is a binary 1 the other outmt is a binary 0 and vice versa. 
can be expressed in terms Of 
squaring both sides. Specifically, if 
rather than the d% by 
Further, &e outputs switch binary statks for each 0 to 1 
input transition, but not for a 1 to 0 transition. 
An input terminal 13, adapted for connection to a 
6o pulse source, is connected to the input of the inhibit 
circuit 11. The output of the inhibit circuit is connected 
to the input of 1A-1 and through a time delay to one 
input of each of the four AND gates. The output of 
65 PA-1 is connected to the input of PA-2; the E of 1A-2 
is connected to the input of 1A-3; and the output of 
1A-3 is connected to the input of 1A-4. The X output of 
1A-1 is connected to the second input of A-1; the X out- 
put Of 1A-2 is connected to the second input Of A-2; the 
to 70 x Output Of 1A-3 is connected to the input of A-3; and 
the X output of 1A-4 is connected to the second input of 
A 4 .  In addition, the X output of BA-1 is connected to 
to output terminal 17; the X output of 1A-3 is connected 
75 to an output terminal 19 and the X output of BA-4 is 
then 
( N  + ;>”. 
must also be true. 
(N+:>” equals N ~ + N + ~  1 
Further, since M and N are both defined as integers, this 
expression is equivalent to Na+N. Hence, NZ+N>M is 
the equation used to find the dz where N is 
dG to the nearest integer. 
equal to a progression of numbers. Specifically, 
It is we’’ known that a squared number can be made an output terminal 5, the X output of 1A-2 is connected 
N 2 = 1 + 3 + 5 . .  . + ( 2 N - l ) .  
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connected to an output terminal 21. The output terminals, A-2 and 1B-2 both presen a switch pulse to BB-3 at 
therefore, represent the outputs of the X sides of the A the same time, 1B-3 would interpret them as a single in- 
counter stages and, in the hereinafter description, are put and would only switch once rather than twice, as it 
read from left to right. Because the outputs are taken should. By providing suitable time delay systems of the 
from from the X side of the stages and because the x type illustrated in FIGS. 2 and 3 this error can be pre- 
outputs of one stage are connected to the input of the sub- vented. 
sequent stage the A counter is a forward counter. FIG. 2 is identical to FIG. 1 with the addition of a 
n e  input of gB-1 is connected to an input terminal 25. first time delay TD-1 between BB-2 and PB-3; a second 
The output of each lower order stage of the B counter time delay TD-2 between IB-3 and IB-4  and a third 
is connected to the input of the next higher order stage 10 time delay TD-3 between 1B-4 and 1B-S These 
of the B counter in the same manner that the A counter’s delays provide a “settle down” period between the appli- 
stages are interconnected. Hence, the stage interconnec- cation of Pulses from the AND gates and the subsequent 
tion will not be more fully described. switching of higher order B counter stages by lower order 
The output of ~ - 1  is connected as a separate input to B counter stages. The operation Of FIG. 2 is otherwise 
~B-z; the output of A-2 is connected as a separate input 15 identical to the operation of the FIG. 1 embodiment. 
to 1B-3; the output of A-3 is connected as a separate FIG. 3 is also identical to FIG. 1 with the addition of 
input to 1 ~ 4 ;  and the output of ~ - 4  is connected as a an alternative type Of time delay System. In FIG. 3 a time 
sparate input to While the outpuis from the AND delay system $3 is connected between the inhibit gate 
gates are illustrated and descri’bed as separate inputs to output and the inputs to the two input AND gates. The 
their respective B counter stages they are not actually 20 time delay system is connected SO that, for each input 
separate inputs. That is, in an actual embodiment of the Pulse to terminal 13, a gating Pulse is first Provided to 
device, isolation diodes are contained in the input lines gate A-4, then to AND gate A-3, then to AND gate 
from the previous stage and from the AND gates; how- A-2 and finally to AND gate A-1. The time delay system, 
ever, the actual terminals of the inputs to the stages are therefore, also Prevents the shultaneous application of 
at the same point. Hence, a 0 to 1 transition of either 25 pulses to the B counter’s stages by providing for a settle 
input operates to trigger a stage and change its state. down time between the application of pulses from the 
AND gates and the application of pulses from lower order 
as with the FIG. 2 embodiment, this time delay “settle 
The X outputs of the B counter are connected to output 
1 ~ 4  to 33; 1B-5 to 35; 1B-6 to 37; 1B-7 to 3% and P B - ~  
is connected to terminal $1; while the X output of IB-9 30 down” period prevents errors* 
11. Because the outputs of the B counter stages are taken Of the system in 2; the decimal number 59 is contained in register B. The decimal number from the Z side and because the X side of a lower order 59 is represented by the binary llolllooo at the 
stage is connected to the input of the next higher order 35 output of counter B, as read from left to right. 
counter subtracts the numerical value of any particular applying pulses to counter B,s input terminal 25 until 
stage from the number in the counter each time that stage counter B9s output terminals reached this ,binary number. 
is triggered. Specifically, each time stage BB-1 is switched not 
subtracted from the number in 40 shown so that all of its X outputs are equal to 0. When the decimal numb 
is the Of a first pulse is applied to input terminal 13 it passes counter B; each ti 
through the inhibit gate and triggers the A counter stage a decimal 2 is sub is subtracted and so on through all nine stages of counter PA-1. ne lA-l output goes from to and the 
output goes from 1 to 0. The X output of 1A-1 is sub- B. 
the invention by subtracting from a number located in 
is, each time an input pulse is applied to counter A it sub- its Output drops from 1 to 0 it does not trigger BB-3 
tracts the next number in the progression from the num- and at this Point the B Output is 100111000. This is 
ber then in counter B. Specifically, the first input pulse equivalent to the decimal number 57. Hence, the first 
to counter A generates a 1000 at counter A‘s output ter- 50 number in the progression-2-has been subtracted 
mhals 15, 17, 19 and 21; however, this first pulse sub- from the 59 originally contained in counter B. 
tracts 2 from counter B because counter B is a backward The second pulse switches BA-9 to its opposite state; 
counter and because the output of the first stage of count- that is, its x Output goes from 0 to 1 and its X output 
er A is connected to the input of the second stage of 55 goes from 1 to 0. The g output of 
counter B. More specifically, when PA-1 is triggered, its 1A-2 to change its X output from 0 to 1 and its X output 
X output goes from 0 to 1. This passes through gate A-1 from 1 to 0. At this point the X outputs from the A 
and triggers 1B-2 which is the second stage of counter B counter at terminals P5, 17, 19 and 2 
and corresponds in value to the decimal 2. Hence, a 2 output of BA-2: is gated to 1B-3 by A-2 and triggers 
is subtracted from counter B. When the second Pulse iS IB-3. When 1B-3 is triggered its output goes from 
applied to counter A, A-1 shifts to its opposite state, is., 0 eo 1. When its g output goes from it triggers 
its X output goes to 0 and its X output goes to 1- When 1~-4 and the 
the X output of 1A-1 goes to 1, BA-2 is triggered SO that output of 1B-Q does not trigger 1B-5 and hence the out- 
its X output goes from 0 to 1 and its x output goes from put at this point is 10101 1000.; this is equivalent to the 
1 to 0. The 1 X output of IA-2 is subsequently gated by 65 decimal number 53. Hence, the second number in the pro- 
A-2 and triggers 1B-3. BB-3 is the third stage of counter gression-d-has been subtracted from the previous 57 
B, corresponding to decimal 4; hence 4 is subtracted from or an overall 6 has been 
counter B for the second pulse to counter A. When the third input pulse triggers PA-1 its X output 
The systems illustrated in FIGS. 2 and 3 are similar to changes to 1 and the output from the A counter is llo0;. 
FIG. 1 and operate in a manner identical to the operation 70 Then the output of l ~ d B  is gated by A-1 to PB-2 and 
of that system. These systems, however, also include a 
pulse from both the previous stage and a switching pulse the 1 output of PA-2 is gated by A-2 to PB-3 and triggers 
from an AND gate can be applied to a B counter stage 1%-3 changing BB-3’3 x output from 1 to 0. The change 
at the same time to thereby create an error. That is, if 75 of 1B-3’s P ou$ut from 1 to 0 has no effect on 1B-4 or 
terminals as follows: IB- to 27; 1 ~ - 2  to 29; B B - ~  to 31; €3 Counter Stages to higher order B counter stages. Hence, 
is to the inhibit input of the inhibiting circuit Turning now to an exam& Of the complete operation 
stage, the B counter is a backward counter* That is, the This num(ber can be placed in counter B, for example, by 
Prior to operation, counter A is cleared by 
; each time I B 3  is switched a 
The system illustrated in FIG. 1 operates to carry out 45 sequently gated through A-l and triggers PB 
counter B the numerical progression 2+4+6, etc. That IB-2 is triggered its output goes from 1 to 0 
to 
output of PB-4 goes from 1 to 0. n e  
from the initial 59. 
tirne delay means. m i s  is included because a switching triggers 1B-2 changing 1B-2’s output fJXX“l0 to 1-  Also 
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any of the following stages wever, the 0 to 1 change the forward counter at that point is equal to the square 
of IB-2’s ?T; output now reaches BB-3 through time delay root of the number originally in the backward counter. 
TD-B and causes {IB-3 to change from a 0 to a 1. This It will further be appreciated that the four stage up- 
B-3 triggers 1B-4 to switch its ?T; out- ward counter and the nine stage backward counter are 
put to a I. The 1 output of I B - ~  triggers IB-5 to cause discussed O ~ Y  by way of example. -%I number of stages 
its output to reduce to zero. At this point, the binary for each counter can be used depending upon the size of 
output of counter B is 111101000; this is equal to the the numbers whose square roots are desired. Similarly, the 
decimal number 47. H ~ ~ ~ ~ ,  the third number in the pro- time delay means illustrated in FIGS. 2 and 3 are also 
gression-6-has been subtracted from 53. only by way of example. Other suitable time delay meaqs 
to counter A provides an output from can be utilized to provide the same function. Moreover, 
qounter A of 0010. This output in the manner described it will be appreciated by those skilled in the art that the 
above triggers counter B so that it generates an output Progression 2-t-4-I-6, etc. is only by way of example. 
of 11 1001000. This binary number is equal to 39. Any progression that will suitably determine the desired 
The fifth pulse provides an output of counter A that is 
1010. m i s  output passes through the AND gates to trig- 15 Moreover, this invention can be used to take the square 
fractional part, then M = ( n 2 p x B )  is an integer and ber is equal to the decimal number 29. 
The sixth pulse provides an output from counter A of N - f l = I z p X f l .  Therefore, D = X - ~ X N .  Hence, the 
0110. This output triggers counter B to generate an out- 20 invention may be practiced otherwise than as specifically 
put of 1000110000. This output is equivalent to the deci- described herein. 
mal number 17. What is claimed is: 
The seventh aulse to counter A changes its outvut to I. Apparatus for computing the square root of a num- 
me fourth 
can be used* 
ger the appropriate stages of counter B to cause counter 
B to generate an output of 101110000. This binary num- 
root of non-integer numbers- For example, S U P P O ~  B is 
a n-ary number with ‘ess 2p n-a*y places in the 
1110. This out& triggers counter B to generate a binary 
output of 110000000. This output is equivalent to the 
decimal mrnber 3. 
The eighth pulse triggers counter A to generate an out- 
put of 0001. This oubput triggers counter B to generate 
an  output of 110011111. The first eight stages of this 
output represent a modulo 28 negative number while the 
ninth stage merely detects whether a zero or negative 
number has been reached. Hence the x output of BB-9 
applies a signal to the inhibit input of inhibit circuit 11 
to inhibit the further application of pulses to both the 
AND gates and the A counter. 
Prior to the generation of the inhibit pulse, however, 
eight pulses were counted by counter A; hence, the 
closest numerical integer representing the square root of 
59 is 8. A brief check with a slide rule or with a square 
root table determines that the square root of 59 is ap- 
proximately 7.68. Hence 8 is the nearest integer to the 
square root of 59. 
In conclusion, the system illustrated in FIG. 2 acts 
to subtract the sequence 2+4+6 etc. from the number 
contained in counter B until either a zero or a negative 
number is in counter B. This situation inhibits the fur- 
ther application of pulses through the inhibit gate I1 
because the output of stage 1B-8 becomes 1. The 
output from counter A at this point represents the square 
root of the number originally contained in the counter 
B to the nearest integer. 
I t  will be appreciated by those skilled in the art and 
others that the invention provides apparatus for ob- 
taining the square root of a number to the nearest integer. 
Specifically, the steps require the sequential subtraction 
of a progression of numbers from the number whose 
square root is desired. When the subtraction reaches either 
zero or a negative number the number of subtractions 
performed is equal to the square root. Further, the in- 
vention provides an equally simple apparatus for carry- 
ing out the method. 
The apparatus includes two counters: one for counting 
up and the other for counting down. The forward counter 
sequentially subtracts numbers from the backward 
counter in a !predetermined manner. When the backward 
counter reaches either zero or a negative number, the 
apparatus prevents further counting of pulses by the 
forward counter and the number of pulses counted by 
ber comprising: 
25 a first binary means having a plurality of stages for 
counting pulses; 
a second binary means having a plurality of stages for 
storing a binary number; 
an inhibit means for inhibiting the application of pulses 
and having an input adapted for connection to a 
pulse source, an output connected to said first binary 
means and an inhibit input connected to said second 
binary means; and 
a coupling means for connecting the outputs of said 
plurality of stages of said first binary means to the 
inputs of predetermined stages of said plurality of 
stages of said second binary means. 
2. Apparatus as claimed in claim 1 wherein said sec- 
ond binary means is a second binary counter and where- 
40 in the output of the last stage is connected to the inhibit 
input of said inhibit means. 
3. Apparatus as claimed in claim 2 wherein said cou- 
pling means includes a plurality of AND gates each of 
which has at  least two inputs, wherein one input of each 
45 AND gate is connected to the output of one stage of said 
first binary counter and a second input of each stage is 
connected to the output of said inhibit means and the 
output of each AND gate is connected to one stage of 
said second binary counter in a predetermined manner. 
4. Apparatus as claimed in claim 3 wherein the output 
of each stage of said first binary counter is connected 
through an AND gate to the input of the next higher 
order stage of said second binary counter. 
5. Apparatus as claimed in claim 4 including time de- 
55 lay means connected between predetermined stages of 
said second binary counter. 
6. Apparatus as claimed in claim 4 including a time 
delay means connected between said inhibit means and 
the second input of said AND gates. 
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